Forgot Password
|
Site Login
Go to main content
Menu
®
Global Standards for the Microelectronics Industry
Main menu
Standards & Documents
Search Standards & Documents
Technology Focus Areas
Flash Memory: SSDs, UFS, e.MMC
Main Memory: DDR3 & DDR4 SDRAM
3D-ICs
Memory Module Design File Registrations
Mobile Memory: LPDDR, Wide I/O, Memory MCP
Registered Outlines: JEP95
Memory Configurations: JESD21-C
Lead-Free Manufacturing
ESD: Electrostatic Discharge
Dictionary: JESD88
Introduction
Referenced Documents
Type Registration, Data Sheets
ID Codes Order Form
ID Codes for Low Power Memories Order Form
Copyright Information
最热门JEDEC标准:中文描述
Document Translation
About JEDEC Standards
Committees
All Committees
JC-10: Terms, Definitions, and Symbols
JC-11: Mechanical Standardization
JC-13: Government Liaison
JC-14: Quality and Reliability of Solid State Products
JC-15: Thermal Characterization Techniques for Semiconductor Packages
JC-16: Interface Technology
JC-40: Digital Logic
JC-42: Solid State Memories
JC-45: DRAM Modules
JC-63: Multiple Chip Packages
JC-64: Embedded Memory Storage & Removable Memory Cards
News
News
JEDEC Awards Program: 2017 Honorees
JEDEC Quality & Reliability Task Group in China
Media Kit
Events & Meetings
All Events & Meetings
ROCS Workshop (GaAs)
Server Forum
Server Forum Agenda
Mobile & IOT Forum Taiwan
Mobile & IOT Forum Korea
Automotive Electronics Forum
Memory Workshops: DDR5, NVDIMM-P, DRAM Tutorial
DDR4 Workshop: Presentations for Sale
ROCS Workshop: Papers for Sale
Career Center
Find a Job
Post a Job
More Job Resources
Join
Apply for JEDEC Membership
Membership Benefits
Membership Dues & Details
About
Overview
Activities
JEDEC History
Pre-1960s
1960s
1970s
1980s
1990s
2000s
2010s
Member List
Board of Directors
Committee Chairs
Policies & Governance
Patent Policy
Year in Review: 2016
Contact
Staff
RSS Feeds
Login required
Members Area
Main menu
Standards & Documents
Search Standards & Documents
Technology Focus Areas
Flash Memory: SSDs, UFS, e.MMC
Main Memory: DDR3 & DDR4 SDRAM
3D-ICs
Memory Module Design File Registrations
Mobile Memory: LPDDR, Wide I/O, Memory MCP
Registered Outlines: JEP95
Memory Configurations: JESD21-C
Lead-Free Manufacturing
ESD: Electrostatic Discharge
Dictionary: JESD88
Introduction
Referenced Documents
Type Registration, Data Sheets
ID Codes Order Form
ID Codes for Low Power Memories Order Form
Copyright Information
最热门JEDEC标准:中文描述
Document Translation
About JEDEC Standards
Committees
All Committees
JC-10: Terms, Definitions, and Symbols
JC-11: Mechanical Standardization
JC-13: Government Liaison
JC-14: Quality and Reliability of Solid State Products
JC-15: Thermal Characterization Techniques for Semiconductor Packages
JC-16: Interface Technology
JC-40: Digital Logic
JC-42: Solid State Memories
JC-45: DRAM Modules
JC-63: Multiple Chip Packages
JC-64: Embedded Memory Storage & Removable Memory Cards
News
News
JEDEC Awards Program: 2017 Honorees
JEDEC Quality & Reliability Task Group in China
Media Kit
Events & Meetings
All Events & Meetings
ROCS Workshop (GaAs)
Server Forum
Server Forum Agenda
Mobile & IOT Forum Taiwan
Mobile & IOT Forum Korea
Automotive Electronics Forum
Memory Workshops: DDR5, NVDIMM-P, DRAM Tutorial
DDR4 Workshop: Presentations for Sale
ROCS Workshop: Papers for Sale
Career Center
Find a Job
Post a Job
More Job Resources
Join
Apply for JEDEC Membership
Membership Benefits
Membership Dues & Details
About
Overview
Activities
JEDEC History
Pre-1960s
1960s
1970s
1980s
1990s
2000s
2010s
Member List
Board of Directors
Committee Chairs
Policies & Governance
Patent Policy
Year in Review: 2016
Contact
Staff
RSS Feeds
Login required
Members Area
Tutorial: The New JEDEC Interface Standard for Data Converters
Submitted by
admin
on Thu, 07/02/2009 - 16:19
URL:
http://www.rfdesignline.com/howto/218101600
Source:
RF Design Line
Country:
United States
Committees:
JC-16